The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs

Ming-Dou Ker*, Kun Hsien Lin

*Corresponding author for this work

研究成果: Article同行評審

47 引文 斯高帕斯(Scopus)

摘要

The holding voltage of the high-voltage devices in snapback breakdown condition has been found to be much smaller than the power supply voltage. Such characteristics will cause the LCD driver ICs to be susceptible to the latchup-like danger in the practical system applications, especially while these devices are used in the power-rail ESD clamp circuit. A new latchup-free design on the power-rail ESD clamp circuit with stacked-field-oxide structure is proposed and successfully verified in a 0.25-μm 40-V CMOS process to achieve the desired ESD level. The total holding voltage of the stacked-field-oxide structure in snapback breakdown condition can be larger than the power supply voltage. Therefore, latchup or latchup-like issues can be avoided by stacked-field-oxide structures for the IC applications with power supply of 40 V.

原文English
頁(從 - 到)1751-1759
頁數9
期刊IEEE Journal of Solid-State Circuits
40
發行號8
DOIs
出版狀態Published - 1 八月 2005

指紋 深入研究「The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs」主題。共同形成了獨特的指紋。

引用此