Testability considerations

Shang Zhi Sun*, David H.C. Du, Duen-Ren Liu

*Corresponding author for this work

研究成果: Paper同行評審

摘要

Single-fault, multi-fault, 0-1 static sensitizable path and robust path delay fault are often used to measure the testability of a circuit. In this paper, we explore the relationships among these testabilities. In addition to the relationships discovered before, we have proved that 100% single fault testability, 100% 0-1 static sensitizability are equivalent in two-level single-output circuits. We have also proved that 100% 0-1 static sensitizability implies 100% multi-fault testability, and that 100% robust path delay fault testability implies 100% multi-fault testability in two-level circuits. Several new conditions for gate merging while keeping 100% single-fault testability are presented. We further proved that the three transformations D1,1,2, extraction, De-Morgan keeping 100% single fault testability also preserve 100% multiple-fault testability, 100% multi-fault testability, 100% robust path delay fault testability. We have answered the following two open questions in this paper: 1) Does 100% multi-fault testability in a multiple outputs circuit not require 100% 0-1 static sensitizability? 2) Does 100% multi-fault testability in a single output circuit imply 100% 0-1 static sensitizability?

原文English
頁面97-100
頁數4
出版狀態Published - 1 十二月 1994
事件Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors - Cambridge, MA, USA
持續時間: 10 十月 199412 十月 1994

Conference

ConferenceProceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors
城市Cambridge, MA, USA
期間10/10/9412/10/94

指紋 深入研究「Testability considerations」主題。共同形成了獨特的指紋。

引用此