Methods for power/throughput/area optimization of H.264/AVC decoding

Ke Xu*, Tsu Ming Liu, Jiun-In Guo, Chiu Sing Choy

*Corresponding author for this work

研究成果: Article同行評審

7 引文 斯高帕斯(Scopus)

摘要

This paper presents methods for efficient optimization of ASIC implementation for H.264/AVC video decoding. A systematic approach in optimization is presented in a top-down flow. Tradeoffs among Power, Throughput, and Area (PTA) at both system level and block level are studied and balanced. The system architecture is first evaluated. We then focus on the pipeline organization, parallelism, and memory architecture optimization. Different pipeline granularities are compared and their pros-and-cons are evaluated. Various parallel scenarios, especially 1×4-column and 4×1-row, are analyzed and compared. Then the detailed designs of various building blocks, such as inverse transform, inter prediction, and deblocking filter, are evaluated and their intrinsic characteristics are exploited to facilitate PTA optimization. Finally, we provide the design guidelines for ASIC implementation based on the analysis and our design experiences of five dedicated decoder chips.

原文English
頁(從 - 到)131-145
頁數15
期刊Journal of Signal Processing Systems
60
發行號1
DOIs
出版狀態Published - 1 七月 2010

指紋 深入研究「Methods for power/throughput/area optimization of H.264/AVC decoding」主題。共同形成了獨特的指紋。

引用此