Intrinsic response for analog module testing using an analog testability bus

Chau-Chin Su*, Yue Tsang Chen, Shyh-Jye Jou

*Corresponding author for this work

研究成果: Article同行評審

摘要

A parasitic effect removal methodology is proposed to handle the large parasitic effects in analog testability buses. The removal is done by an on-chip test generation technique and an intrinsic response extraction algorithm. On-chip test generation creates test signals on-chip to avoid the parasitic effects of the test application bus. The intrinisic response extraction cross-checks and cancels the parasitic effects of both test application and response observation paths. The tests using both SPICE simulation and MNABST-1 P1149.4 test chip reveal that the proposed algorithm can not only remove the parasitic effects of the test buses but also tolerate test signal variations. Furthermore, it is robust enough to handle loud environmental noise and the nonlinearity of the switching devices.

原文English
頁(從 - 到)226-243
頁數18
期刊ACM Transactions on Design Automation of Electronic Systems
6
發行號2
DOIs
出版狀態Published - 1 一月 2001

指紋 深入研究「Intrinsic response for analog module testing using an analog testability bus」主題。共同形成了獨特的指紋。

引用此