Instruction set extension generation with considering physical constraints

I. Wei Wu*, Shih Chia Huang, Chung-Ping Chung, Jyh-Jiun Shann

*Corresponding author for this work

研究成果: Conference contribution

2 引文 斯高帕斯(Scopus)

摘要

In this paper, we propose new algorithms for both ISE exploration and selection with considering important physical constraints such as pipestage timing and instruction set architecture (ISA) format, silicon area and register file. To handle these considerations, an ISE exploration algorithm is proposed. It not only explores ISE candidates but also their implementation option to minimize the execution time meanwhile using less silicon area. In ISE selection, many researches only take silicon area into account, but it is not comprehensive. In this paper, we formulate ISE selection as a multiconstrained 0-1 knapsack problem so that it can consider multiple constraints. Results with MiBench indicate that under same number of ISE, our approach achieves 69.43%, 1.26% and 33.8% (max., min. and avg., respectively) of further reduction in silicon area and also has maximally 1.6% performance improvement compared with the previous one.

原文English
主出版物標題High Performance Embedded Architectures and Compilers - Second International Conference, HiPEAC 2007, Proceedings
頁面291-305
頁數15
DOIs
出版狀態Published - 1 十二月 2007
事件2nd International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2007 - Ghent, Belgium
持續時間: 28 一月 200730 一月 2007

出版系列

名字Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
4367 LNCS
ISSN(列印)0302-9743
ISSN(電子)1611-3349

Conference

Conference2nd International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2007
國家Belgium
城市Ghent
期間28/01/0730/01/07

指紋 深入研究「Instruction set extension generation with considering physical constraints」主題。共同形成了獨特的指紋。

  • 引用此

    Wu, I. W., Huang, S. C., Chung, C-P., & Shann, J-J. (2007). Instruction set extension generation with considering physical constraints. 於 High Performance Embedded Architectures and Compilers - Second International Conference, HiPEAC 2007, Proceedings (頁 291-305). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); 卷 4367 LNCS). https://doi.org/10.1007/978-3-540-69338-3_20