High speed, high linearity CMOS buffer amplifier

Trond Sæther*, Chung-Chih Hung, Zheng Qi, Mohammed Ismail, Oddvar Aaserud

*Corresponding author for this work

研究成果: Article

18 引文 斯高帕斯(Scopus)

摘要

A low-noise class AB buffer amplifier which has a rail-to-rail output swing while driving large resistive and capacitive loads is presented in this paper along with the test results. The amplifier is fabricated in a 3 μm double-polysilicon double-metal CMOS technology and has on-chip frequency compensating capacitors. The basic performance factors obtained in this design are: A o = 70 dB, GBW = 5.5 MHz, SR = 7 V/μs, and υ n = 10nV/√Hz@100 kHz. With a supply voltage of ±5 V, the amplifier has a ±4.7 V output swing and features a low 30 Ω open-loop output impedance. The total harmonic distortion is at a low -77 dB for a 7V out,pp output level with the fundamental frequency of 20 kHz. From the test results, it is demonstrated that an overall high performance is achieved with this design.

原文English
頁(從 - 到)255-258
頁數4
期刊IEEE Journal of Solid-State Circuits
31
發行號2
DOIs
出版狀態Published - 1 二月 1996

指紋 深入研究「High speed, high linearity CMOS buffer amplifier」主題。共同形成了獨特的指紋。

  • 引用此