High-reliability and low-noise amorphous-silicon gate with a novel clock-driving methodology

Chien Hsueh Chiang, Yiming Li*

*Corresponding author for this work

研究成果: Article同行評審

5 引文 斯高帕斯(Scopus)

摘要

In this paper, for the first time, a novel amorphous-silicon thin-film transistor gate drive circuit and its successfully improved dynamic characteristics are presented. Not only was the output ripple suppressed; the rate of threshold voltage shift was also reduced by up to 20%. About 50% power-saving was also estimated. The amorphous-silicon gate driver circuit was further fabricated, and the measured results show the high practicability of the achieved design.

原文English
頁(從 - 到)5-11
頁數7
期刊Journal of Information Display
15
發行號1
DOIs
出版狀態Published - 一月 2014

指紋 深入研究「High-reliability and low-noise amorphous-silicon gate with a novel clock-driving methodology」主題。共同形成了獨特的指紋。

引用此