Hardware efficient updating technique for LZW CODEC design

Chau-Chin Su*, Chenq Fan Yen, Jang Chuang Yo

*Corresponding author for this work

研究成果: Conference article同行評審

10 引文 斯高帕斯(Scopus)

摘要

This paper presents a simple yet effective dictionary updating technique suitable for the hardware implementation of LZW. The proposed windowed second chance (WSC) updating technique partitions the dictionary into several windows to minimize the complexity. The hardware overhead is 1 bit per phrase as oppose to log2N bits for LRU updating. Our method achieves an average of 3.80 bits/char compression ratio on Corpus benchmarks, which is compatible to 3.76 of LZT with LRU updating. We implement LZW by CAM and WSC by priority encoder/decoder. Such a design is capable of compress/decompress one character per clock which makes it especially suitable for real time and on-line applications.

原文English
頁(從 - 到)2797-2800
頁數4
期刊Proceedings - IEEE International Symposium on Circuits and Systems
4
DOIs
出版狀態Published - 1 一月 1997
事件Proceedings of the 1997 IEEE International Symposium on Circuits and Systems, ISCAS'97. Part 4 (of 4) - Hong Kong, Hong Kong
持續時間: 9 六月 199712 六月 1997

指紋 深入研究「Hardware efficient updating technique for LZW CODEC design」主題。共同形成了獨特的指紋。

引用此