Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement

Po Hsun Wu, Po-Hung Lin, Tung Chieh Chen, Ching Feng Yeh, Tsung Yi Ho, Bin Da Liu

研究成果: Article同行評審

14 引文 斯高帕斯(Scopus)

摘要

Although modern analog placement algorithms aimed to minimize area and wirelength while satisfying symmetry, proximity, and other placement constraints, the generated layout does not reflect the circuit performance very well because of the routing-induced parasitics on the critical current/signal paths. To simultaneously consider symmetry, wirelength, area utilization, and current/signal paths during analog placement, this paper explores the feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement optimization. Experimental results show that the proposed formulation and algorithms can generate much more compact layouts resulting in similar or even better circuit performance compared with the previous work.

原文English
文章編號6816125
頁(從 - 到)879-892
頁數14
期刊IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
33
發行號6
DOIs
出版狀態Published - 1 一月 2014

指紋 深入研究「Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement」主題。共同形成了獨特的指紋。

引用此