Escaped boundary pins routing for high-speed boards

Ching Yu Chin*, Chung Yi Kuan, Tsung Ying Tsai, Hung-Ming Chen, Yoji Kajitani

*Corresponding author for this work

研究成果: Article同行評審

6 引文 斯高帕斯(Scopus)


Routing for high-speed boards is still achieved manually today. There have recently been some related works to solve this problem; however, a more practical problem has not been addressed. Usually, the packages or components are designed with or without the requirement from board designers, and the boundary pins are usually fixed or advised to follow when the board design starts. In this paper, we describe this fixed ordering boundary pin routing problem, and propose a practical approach to solve it. Not only do we provide a way to address, we also further plan the wires in a better way to preserve the precious routing resources in the limited number of layers on the board, and to effectively deal with obstacles. Our approach has different features compared with the conventional shortest-path-based routing paradigm. In addition, we consider length-matching requirements and wire shape resemblance for high-speed signal routes on board. Our results show that we can utilize routing resources very carefully, and can account for the resemblance of nets in the presence of the obstacles. Our approach is workable for board buses as well.

頁(從 - 到)381-391
期刊IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
出版狀態Published - 11 三月 2013

指紋 深入研究「Escaped boundary pins routing for high-speed boards」主題。共同形成了獨特的指紋。