Economic efficiency analysis of wafer fabrication facilities

Wen-Chih Chen*, Chen Fu Chien, Ming Hsuan Chou

*Corresponding author for this work

研究成果: Conference contribution同行評審

2 引文 斯高帕斯(Scopus)

摘要

Semiconductor industry is capital intensive and competitive, and thus efficiently utilizing resources to provide products and services is essential for maintaining competitive advantages. Knowing whether the resource is properly utilized is the foundation for future improvements and/or decision making. This study investigates the economic efficiency of fabrication facility (fab) operations. We develop a two-stage overall efficiency model, which clearly defines and explains the "real" performance of fab production operations and the non-production issues. The model provides an overall performance index while considering different aspects. A single performance index can be used to evaluate and rank the performance for period review. Factors affecting performance can be identified. Furthermore, according to a real case, an ex post relative efficiency analysis is conducted and the initial results are reported. The case study can help providing diagnosis for inefficient production facilities and identifying best practices of efficient production units.

原文English
主出版物標題Proceedings of the 2008 Winter Simulation Conference, WSC 2008
頁面2216-2222
頁數7
DOIs
出版狀態Published - 1 十二月 2008
事件2008 Winter Simulation Conference, WSC 2008 - Miami, FL, United States
持續時間: 7 十二月 200810 十二月 2008

出版系列

名字Proceedings - Winter Simulation Conference
ISSN(列印)0891-7736

Conference

Conference2008 Winter Simulation Conference, WSC 2008
國家United States
城市Miami, FL
期間7/12/0810/12/08

指紋 深入研究「Economic efficiency analysis of wafer fabrication facilities」主題。共同形成了獨特的指紋。

引用此