Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process

Ming-Dou Ker*, Wen Yi Chen, Kuo Chun Hsu

*Corresponding author for this work

研究成果: Article同行評審

7 引文 斯高帕斯(Scopus)

摘要

A new power-rail electrostatic discharge (ESD) clamp circuit for application in 3.3-V mixed-voltage input-output (I/O) interface is proposed and verified in a 130-nm 1-V/2.5-V CMOS process. The devices in this power-rail ESD clamp circuit are all 1-V or 2.5-V low-voltage nMOS/pMOS devices, which are specially designed without suffering the gate-oxide reliability issue under 3.3-V I/O interface applications. A special ESD detection circuit realized with the low-voltage devices is designed and added in the power-rail ESD clamp circuit to improve ESD robustness of ESD clamp devices by substrate-triggered technique. The experimental results verified in a 130-nm CMOS process have proven the excellent effectiveness of this new proposed power-rail ESD clamp circuit.

原文English
頁(從 - 到)2187-2193
頁數7
期刊IEEE Transactions on Circuits and Systems I: Regular Papers
53
發行號10
DOIs
出版狀態Published - 1 十月 2006

指紋 深入研究「Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process」主題。共同形成了獨特的指紋。

引用此