Delayed precise invalidation - a software cache coherence scheme

Tang Show Hwang*, Chung-Ping Chung

*Corresponding author for this work

研究成果: Conference contribution同行評審

摘要

Software-based cache coherence scheme is very desirable in scalable multiprocessor as well as massively parallel processor designs. In this paper we propose a software-based cache coherence scheme named delayed precise invalidation. The delayed precise invalidation is based on compiler time markings of references and a hardware-based local explicit invalidation of stale data in parallel and selectively. With a small amount of additional hardware and a small set of cache management instructions, the delayed precise invalidation provides more cacheability and allows invalidation of partial elements in an array, overcoming some of the inefficiencies and deficiencies of previous schemes. A correctness proof and a qualitative performance evaluation of the proposed scheme are also presented. Finally, the simulated cache hit ratios of the delayed precise invalidation and the parallel explicit invalidation scheme [7] are given. Simulation results show that the delayed precise invalidation outperforms the parallel explicit invalidation scheme by 10%.

原文English
主出版物標題Proceedings of 1994 International Conference on Parallel and Distributed Systems
頁面524-529
頁數6
DOIs
出版狀態Published - 19 十二月 1994
事件Proceedings of the 1994 International Conference on Parallel and Distributed Systems - Hsinchu, China
持續時間: 19 十二月 199421 十二月 1994

Conference

ConferenceProceedings of the 1994 International Conference on Parallel and Distributed Systems
城市Hsinchu, China
期間19/12/9421/12/94

指紋 深入研究「Delayed precise invalidation - a software cache coherence scheme」主題。共同形成了獨特的指紋。

引用此