Area-power-efficient 11-bit SAR ADC with delay-line enhanced tuning for neural sensing applications

Teng Chieh Huang, Po-Tsang Huang, Shang Lin Wu, Kuan-Neng Chen, Jin-Chern Chiou, Kuo Hua Chen, Chi Tsung Chiu, Ho Ming Tong, Ching Te Chuang, Wei Hwang

研究成果: Conference contribution同行評審

4 引文 斯高帕斯(Scopus)

摘要

In this paper, an area-power-efficient 11-bit hybrid analog-to-digital converter (ADC) with delay-line enhanced tuning for neural sensing applications is presented. To reduce the total amount of capacitance, this hybrid ADC is composed of a coarse tune and a fine tune by 3-bit delay-lined-based ADC and 8-bit successive approximation register (SAR) ADC, respectively. The delay-lined-based ADC is designed to detect the three most significant bits by a modified vernier structure. To relax the accuracy requirement of the coarse tune, the lifting-based searching algorithm and re-comparison procedure are proposed for the fine tune. To further achieve energy saving, split capacitor array and self-timed control are utilized in the SAR ADC. Fabricated in TSMC 0.18μm CMOS technology, an ENOB of 10.4-bit at 8KS/s can be achieved with only 0.6μW power consumption and 0.032-mm2 area. The FoM of this ADC is 49.4fJ/conversion-step.

原文English
主出版物標題2013 IEEE Biomedical Circuits and Systems Conference, BioCAS 2013
頁面238-241
頁數4
DOIs
出版狀態Published - 1 十二月 2013
事件2013 IEEE Biomedical Circuits and Systems Conference, BioCAS 2013 - Rotterdam, Netherlands
持續時間: 31 十月 20132 十一月 2013

出版系列

名字2013 IEEE Biomedical Circuits and Systems Conference, BioCAS 2013

Conference

Conference2013 IEEE Biomedical Circuits and Systems Conference, BioCAS 2013
國家Netherlands
城市Rotterdam
期間31/10/132/11/13

指紋 深入研究「Area-power-efficient 11-bit SAR ADC with delay-line enhanced tuning for neural sensing applications」主題。共同形成了獨特的指紋。

引用此