An integrated CMOS front-end receiver with a frequency tripler for V-band applications

Po-Hung Chen*, Min Chiao Chen, Chun Lin Ko, Chung-Yu Wu

*Corresponding author for this work

研究成果: Article同行評審

1 引文 斯高帕斯(Scopus)

摘要

A direct-conversion receiver integrated with the CMOS subharmonic frequency tripler (SFT) for V-band applications is designed, fabricated and measured using 0.13-μm CMOS technology. The receiver consists of a low-noise amplifier, a down-conversion mixer, an output buffer, and an SFT. A fully differential SFT is introduced to relax the requirements on the design of the frequency synthesizer. Thus, the operational frequency of the frequency synthesizer in the proposed receiver is only 20 GHz. The fabricated receiver has a maximum conversion gain of 19.4 dB, a minimum single-side band noise figure of 10.2 dB, the inputreferred 1-dB compression point of -20 dBm and the input third order inter-modulation intercept point of -8.3 dB. It draws only 15.8mA from a 1.2-V power supply with a total chip area of 0.794mm × 0.794 mm. As a result, it is feasible to apply the proposed receiver in low-power wireless transceiver in the V-band applications.

原文English
頁(從 - 到)877-883
頁數7
期刊IEICE Transactions on Electronics
E93-C
發行號6
DOIs
出版狀態Published - 1 一月 2010

指紋 深入研究「An integrated CMOS front-end receiver with a frequency tripler for V-band applications」主題。共同形成了獨特的指紋。

引用此