An efficient direct 2-d transform coding ip design for mpeg-4 avc/h.264

Kuan Hung Chen, Jiun-In  Guo, Jinn Shyan Wang

研究成果: Conference article

13 引文 斯高帕斯(Scopus)

摘要

This paper proposes an efficient direct 2-D transform coding IP design for MPEG-4 AVC/H.264. The proposed direct 2-D transform coding design eliminates the data transposition registers to greatly increase the data processing rate and reduce the hardware cost. When comparing the proposed design with the existing designs, the proposed design owns over 90% higher hardware efficiency through the measure of DTUA (Data Throughput per Unit Area) for computing the multi-transform in MPEG-4 AVC/H.264. By using a 0.18-μm CMOS technology, the optimum operating clock frequency of the proposed multitransform design is 100 MHz, which achieves 800M pixels/sec data throughput rate with the area cost of 6482 gates. Moreover, the proposed design balances the I/O data rate and processing rate through an interlaced I/O schedule.

原文English
文章編號1465636
頁(從 - 到)4517-4520
頁數4
期刊Proceedings - IEEE International Symposium on Circuits and Systems
DOIs
出版狀態Published - 1 十二月 2005
事件IEEE International Symposium on Circuits and Systems 2005, ISCAS 2005 - Kobe, Japan
持續時間: 23 五月 200526 五月 2005

指紋 深入研究「An efficient direct 2-d transform coding ip design for mpeg-4 avc/h.264」主題。共同形成了獨特的指紋。

  • 引用此