An automated IP synthesizer for limited-resource DWT processor

Ting Hsun Wei, Shiuh Rong Huang, Lan-Rong Dung

研究成果: Article

摘要

This paper presents a systematic design methodology for 1-D/2-D DWT processor based on a novel limited-resource scheduling algorithm. Given a set of architecture constraints and DWT parameters, the scheduling algorithm can generate four scheduling matrices that drive the data path to perform the DWT computation. Based on the limited-resource scheduling algorithm an automated DWT processor synthesizer has been developed and generates constrained DWT processors in the form of silicon intelligent property (SIP). The DWT SIP can be embedded into a SOC or mapped to program codes for commercial off-the-shelf (COTS) DSP processors with programmable devices. As a result, it has been successfully proven that a variety of DWT SIPs can be efficiently realized by tuning the parameters and applied for signal processing applications.

原文English
頁(從 - 到)3172-3175
頁數4
期刊ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
3
DOIs
出版狀態Published - 1 一月 2002

指紋 深入研究「An automated IP synthesizer for limited-resource DWT processor」主題。共同形成了獨特的指紋。

  • 引用此