A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS

Yi Ping Su, Yu Huei Lee, Wei Chung Chen, Ke-Horng Chen, Ying Hsi Lin, Tsung Yen Tsai, Chen Chih Huang, Chao Cheng Lee

研究成果: Conference contribution同行評審

3 引文 斯高帕斯(Scopus)

摘要

A pseudo-noise coded constant-off-time (PNC-COT) controlled switching converter is proposed in the power module to provide fast envelope tracking and reduced voltage ripple of the supply for radio-frequency power amplifier. The proposed spread spectrum frequency controller (SSFC) conquers the difficulty in spread spectrum realization for the COT control owing to the lack of clock signal. With pseudo-noise coded controlled, low electromagnetic interference is accomplished by softly spreading the switching frequency. Thus, fast voltage tracking, highest 92% efficiency, 35 mV voltage ripple and a 18.7 dBm peak spur reduction can be achieved in a fabricated SS embedded power module with an active area of 0.476mm2 in 40nm CMOS process.

原文English
主出版物標題2013 Symposium on VLSI Circuits, VLSIC 2013 - Digest of Technical Papers
出版狀態Published - 17 九月 2013
事件2013 Symposium on VLSI Circuits, VLSIC 2013 - Kyoto, Japan
持續時間: 12 六月 201314 六月 2013

出版系列

名字IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Conference

Conference2013 Symposium on VLSI Circuits, VLSIC 2013
國家Japan
城市Kyoto
期間12/06/1314/06/13

指紋 深入研究「A pseudo-noise coded constant-off-time (PNC-COT) control switching converter with maximum 18.7 dBm peak spur reduction and 92% efficiency in 40 nm CMOS」主題。共同形成了獨特的指紋。

引用此