A novel readout chip with extendability for multi-channel EEG measurement

Yi Chung Chen*, Chung Han Tsai, Zong Han Hsieh, Wai-Chi Fang

*Corresponding author for this work

研究成果: Conference contribution同行評審

4 引文 斯高帕斯(Scopus)

摘要

This paper proposes an extendable front-end readout chip (EFRC) for electroencephalography (EEG) measurements. An EFRC is developed for EEG measurement with features including low power consumption, a high signal-to-noise ratio, and highly efficient chip area usage. A chopper-stabilized differential difference amplifier (CHDDA) is used in the first stage to amplify signals and then during another adjustable amplification stage and filter are used to process biomedical signals. A 10-bit successive approximation register analog-to-digital converter (SAR-ADC) then links to the back-end for digital signal processing. In the last stage, shift-register pairs are used to transmit data to the next chip and receive data from the previous chip. The shift register design allows the number of channels to be extended. A TSMC 0.18 um CMOS process is used to design the EFRC and it operates with a 1.8 V supply voltage. The results shows that the total power consumption for the EFRC chip is approximately 80.268 uW and the chip area is approximately 944 × 863 um2.

原文English
主出版物標題2013 IEEE International Conference on Consumer Electronics, ICCE 2013
頁面236-237
頁數2
DOIs
出版狀態Published - 24 四月 2013
事件2013 IEEE International Conference on Consumer Electronics, ICCE 2013 - Las Vegas, NV, United States
持續時間: 11 一月 201314 一月 2013

出版系列

名字Digest of Technical Papers - IEEE International Conference on Consumer Electronics
ISSN(列印)0747-668X

Conference

Conference2013 IEEE International Conference on Consumer Electronics, ICCE 2013
國家United States
城市Las Vegas, NV
期間11/01/1314/01/13

指紋 深入研究「A novel readout chip with extendability for multi-channel EEG measurement」主題。共同形成了獨特的指紋。

引用此