A K-band CMOS quadrature frequency tripler using sub-harmonic mixer

Chien-Nan Kuo*, Huan Sheng Chen, Tzu Chao Yan

*Corresponding author for this work

研究成果: Article

15 引文 斯高帕斯(Scopus)

摘要

A low-power frequency tripler is designed by using the sub-harmonic mixer configuration for K-band applications. The proposed circuit features quadrature signal generation, applicable to LO signal synthesis in millimeter-wave wireless transceivers. It achieves conversion gain of -5.7 dB at the output frequency of 21 GHz. Implemented in a 0.18 μm CMOS technology, the circuit consumes power of 7.5 mW with 1.5 V supply voltage. The entire die occupies an area of 1000 × 1050 μm2.

原文English
文章編號5320199
頁(從 - 到)822-824
頁數3
期刊IEEE Microwave and Wireless Components Letters
19
發行號12
DOIs
出版狀態Published - 1 十二月 2009

指紋 深入研究「A K-band CMOS quadrature frequency tripler using sub-harmonic mixer」主題。共同形成了獨特的指紋。

引用此