A fractional-N PLL for multiband (0.86 GHz) communications using binary-weighted D/A differentiator and offset-frequency Δ-Σ Modulator

Heng Yu Jian*, Zhiwei Xu, Yi Cheng Wu, Mau-Chung Chang

*Corresponding author for this work

研究成果: Article同行評審

23 引文 斯高帕斯(Scopus)

摘要

A compact, low power and global-mismatch-tolerant 0.86 GHz fractional-N PLL is designed to cover IEEE 802.11abg, PCS/DCS and cellular bands. Two new techniques are proposed to cancel the in-band quantization noise and fractional spurs. Firstly, a second order binary-weighted digital/analog differentiator (DAD) is utilized to enable the second order mismatch shaping and reduce the quantization noise by 25 dB, along with advantages of compact circuit implementation with smaller routing area and less power consumption over those of dynamic element matching (DEM) based counterparts. Secondly, mechanisms causing fractional spurs are also identified and a third order offset-frequency delta-sigma (Δ Σ) modulator is devised to decrease the in-band spurs by 20 dB in simulation and 8 dB in present single-ended circuit implementation.

原文English
文章編號5437492
頁(從 - 到)768-780
頁數13
期刊IEEE Journal of Solid-State Circuits
45
發行號4
DOIs
出版狀態Published - 1 四月 2010

指紋 深入研究「A fractional-N PLL for multiband (0.86 GHz) communications using binary-weighted D/A differentiator and offset-frequency Δ-Σ Modulator」主題。共同形成了獨特的指紋。

引用此