A CMOS-compatible poly-si nanowire device with hybrid sensor/memory characteristics for system-on-chip applications

Min Cheng Chen*, Hao Yu Chen, Chia Yi Lin, Chao-Hsin Chien, Tsung Fan Hsieh, Jim Tong Horng, Jian Tai Qiu, Chien Chao Huang, Chia Hua Ho, Fu Liang Yang

*Corresponding author for this work

研究成果: Article同行評審

16 引文 斯高帕斯(Scopus)

摘要

This paper reports a versatile nano-sensor technology using "top-down" poly-silicon nanowire field-effect transistors (FETs) in the conventional Complementary Metal-Oxide Semiconductor (CMOS)-compatible semiconductor process. The nanowire manufacturing technique reduced nanowire width scaling to 50 nm without use of extra lithography equipment, and exhibited superior device uniformity. These n type polysilicon nanowire FETs have positive pH sensitivity (100 mV/pH) and sensitive deoxyribonucleic acid (DNA) detection ability (100 pM) at normal system operation voltages. Specially designed oxide-nitride-oxide buried oxide nanowire realizes an electrically Vth-adjustable sensor to compensate device variation. These nanowire FETs also enable non-volatile memory application for a large and steady Vth adjustment window (>2 V Programming/ Erasing window). The CMOS-compatible manufacturing technique of polysilicon nanowire FETs offers a possible solution for commercial System-on-Chip biosensor application, which enables portable physiology monitoring and in situ recording.

原文English
頁(從 - 到)3952-3963
頁數12
期刊Sensors
12
發行號4
DOIs
出版狀態Published - 1 四月 2012

指紋 深入研究「A CMOS-compatible poly-si nanowire device with hybrid sensor/memory characteristics for system-on-chip applications」主題。共同形成了獨特的指紋。

引用此