A blocker-tolerant current mode 60-GHz receiver with 7.5-GHz bandwidth and 3.8-dB minimum NF in 65-nm CMOS

Hao Wu, Ning Yi Wang, Yuan Du, Mau-Chung Chang

研究成果: Article同行評審

13 引文 斯高帕斯(Scopus)

摘要

A current-mode 60-GHz direct-conversion receiver, which can break performance tradeoffs among bandwidth, noise figure (NF), and linearity is designed and realized in 65-nm CMOS. The 60-GHz receiver employs the novel frequency-staggered series resonance common source (FSRCS) stage to extend RF bandwidth with superior noise performance. The receiver's current-mode operation offers excellent out-of-band blocker tolerance and linearity. With on-chip quadrature local oscillator generations, the fabricated receiver simultaneously achieves minimal NF of 3.8 dB, RF bandwidth of 7.5 GHz, output P1\dB of 1 dBm, and maximum conversion gain of 36 dB. The receiver is capable of tolerating out-of-channel blocker up to-9 dBm at 3.5 GHz away. It occupies a silicon area of 1.3 mm2 and draws 25.5 mA of current from a 1-V supply.

原文English
文章編號7024944
頁(從 - 到)1053-1062
頁數10
期刊IEEE Transactions on Microwave Theory and Techniques
63
發行號3
DOIs
出版狀態Published - 1 三月 2015

指紋 深入研究「A blocker-tolerant current mode 60-GHz receiver with 7.5-GHz bandwidth and 3.8-dB minimum NF in 65-nm CMOS」主題。共同形成了獨特的指紋。

引用此