A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference

Hong Wei Huang; Chun Yu Hsieh; Ke-Horng Chen; Sy Yen Kuo

doi:10.1109/ISSCC.2008.4523245

A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference

Hong Wei Huang^*, Chun Yu Hsieh, Ke-Horng Chen, Sy Yen Kuo

^*Corresponding author for this work

國立交通大學

研究成果: Conference contribution › 同行評審

32 引文斯高帕斯（Scopus）

摘要

A precision voltage reference achieves a 16.9ppm/°C TC for V _OUTwhile drawing 250nA from a 1V supply. The reference uses a switched-capacitor technique and is fabricated in a 0.35μm CMOS process. The temperature dependences of carrier mobility and channel-length modulation are completely suppressed. The line sensitivity is 0.76%/V and the PSRRs at 100Hz and 10MHz are -41dB and -17dB, respectively. The die area is 0.049mm ².

原文	English
主出版物標題	2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC
DOIs	https://doi.org/10.1109/ISSCC.2008.4523245
出版狀態	Published - 21 八月 2008
事件	2008 IEEE International Solid State Circuits Conference, ISSCC - San Francisco, CA, United States 持續時間: 3 二月 2008 → 7 二月 2008

出版系列

名字	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
卷	51
ISSN（列印）	0193-6530

Conference

Conference	2008 IEEE International Solid State Circuits Conference, ISSCC
國家	United States
城市	San Francisco, CA
期間	3/02/08 → 7/02/08

存取文件

10.1109/ISSCC.2008.4523245

Link to publication in Scopus

指紋深入研究「A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference」主題。共同形成了獨特的指紋。

引用此

@inproceedings{2b7f648eb128476292b581faa4038c39,

title = "A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference",

abstract = "A precision voltage reference achieves a 16.9ppm/°C TC for V OUTwhile drawing 250nA from a 1V supply. The reference uses a switched-capacitor technique and is fabricated in a 0.35μm CMOS process. The temperature dependences of carrier mobility and channel-length modulation are completely suppressed. The line sensitivity is 0.76%/V and the PSRRs at 100Hz and 10MHz are -41dB and -17dB, respectively. The die area is 0.049mm 2.",

author = "Huang, {Hong Wei} and Hsieh, {Chun Yu} and Ke-Horng Chen and Kuo, {Sy Yen}",

year = "2008",

month = aug,

day = "21",

doi = "10.1109/ISSCC.2008.4523245",

language = "English",

isbn = "9781424420100",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

booktitle = "2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC",

note = "null ; Conference date: 03-02-2008 Through 07-02-2008",

}

Huang, HW, Hsieh, CY, Chen, K-H & Kuo, SY 2008, A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference. 於 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC., 4523245, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, 卷 51, 2008 IEEE International Solid State Circuits Conference, ISSCC, San Francisco, CA, United States, 3/02/08. https://doi.org/10.1109/ISSCC.2008.4523245

A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference. / Huang, Hong Wei; Hsieh, Chun Yu; Chen, Ke-Horng; Kuo, Sy Yen.

2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC. 2008. 4523245 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference; 卷 51).

研究成果: Conference contribution › 同行評審

TY - GEN

T1 - A 1V 16.9ppm/°C 250nA switched-capacitor CMOS voltage reference

AU - Huang, Hong Wei

AU - Hsieh, Chun Yu

AU - Chen, Ke-Horng

AU - Kuo, Sy Yen

PY - 2008/8/21

Y1 - 2008/8/21

N2 - A precision voltage reference achieves a 16.9ppm/°C TC for V OUTwhile drawing 250nA from a 1V supply. The reference uses a switched-capacitor technique and is fabricated in a 0.35μm CMOS process. The temperature dependences of carrier mobility and channel-length modulation are completely suppressed. The line sensitivity is 0.76%/V and the PSRRs at 100Hz and 10MHz are -41dB and -17dB, respectively. The die area is 0.049mm 2.

AB - A precision voltage reference achieves a 16.9ppm/°C TC for V OUTwhile drawing 250nA from a 1V supply. The reference uses a switched-capacitor technique and is fabricated in a 0.35μm CMOS process. The temperature dependences of carrier mobility and channel-length modulation are completely suppressed. The line sensitivity is 0.76%/V and the PSRRs at 100Hz and 10MHz are -41dB and -17dB, respectively. The die area is 0.049mm 2.

UR - http://www.scopus.com/inward/record.url?scp=49549122232&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2008.4523245

DO - 10.1109/ISSCC.2008.4523245

M3 - Conference contribution

AN - SCOPUS:49549122232

SN - 9781424420100

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

BT - 2008 IEEE International Solid State Circuits Conference - Digest of Technical Papers, ISSCC

Y2 - 3 February 2008 through 7 February 2008

ER -