A 124 Mpixels/s VLSI design for histogram-based joint bilateral filtering

Yu Cheng Tseng*, Po Hsiung Hsu, Tian-Sheuan Chang

*Corresponding author for this work

研究成果: Article同行評審

20 引文 斯高帕斯(Scopus)

摘要

This paper presents an efficient and scalable design for histogram-based bilateral filtering (BF) and joint BF (JBF) by memory reduction methods and architecture design techniques to solve the problems of high memory cost, high computational complexity, high bandwidth, and large range table. The presented memory reduction methods exploit the progressive computing characteristics to reduce the memory cost to 0.003%-0.020%, as compared with the original approach. Furthermore, the architecture design techniques adopt range domain parallelism and take advantage of the computing order and the numerical properties to solve the complexity, bandwidth, and range-table problems. The example design with a 90-nm complementary metal-oxide-semiconductor process can deliver the throughput to 124 Mpixels/s with 356-K gate counts and 23-KB on-chip memory.

原文English
文章編號5872041
頁(從 - 到)3231-3241
頁數11
期刊IEEE Transactions on Image Processing
20
發行號11
DOIs
出版狀態Published - 1 十一月 2011

指紋 深入研究「A 124 Mpixels/s VLSI design for histogram-based joint bilateral filtering」主題。共同形成了獨特的指紋。

引用此