A 10Gb/s 44.2 dB adaptive equalizer with Duobinary tracking loop in 0.18μm CMOS

Po Hsuan Chang, An Siou Li, Chia-Ming Tsai

研究成果: Conference contribution同行評審

摘要

This paper presents an adaptive equalizer that converts the attenuated signal into Duobinary signaling scheme, combined with automatic Duobinary tracking technique to produce high quality Duobinary signal for simplifying the Duobinary decoding process and achieving higher data rate. The adaptive equalizer uses dual gain-mode topology that allows higher gain when the received signal is highly attenuated, and allows lower power consumption when the received signals pass through low-attenuation channel. A background offset cancellation loop circuit is added to increase the clock phase margin of the equalizer. The chip is fabricated in 0.18μm CMOS technology and operates at data rate of 10 Gb/s. The measurement results show that the equalizer recovers data properly for FR-4 trace with length ranging from 3 inches to 66 inches. The equalizer achieves clock phase margin of 58 % for 66-inch channel with BER less than 10-12 and consumes power of 28.4 mW under high gain mode with 1.8V power supply.

原文English
主出版物標題2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
發行者Institute of Electrical and Electronics Engineers Inc.
頁面2133-2136
頁數4
ISBN(列印)9781479934324
DOIs
出版狀態Published - 1 一月 2014
事件2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014 - Melbourne, VIC, Australia
持續時間: 1 六月 20145 六月 2014

出版系列

名字Proceedings - IEEE International Symposium on Circuits and Systems
ISSN(列印)0271-4310

Conference

Conference2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014
國家Australia
城市Melbourne, VIC
期間1/06/145/06/14

指紋 深入研究「A 10Gb/s 44.2 dB adaptive equalizer with Duobinary tracking loop in 0.18μm CMOS」主題。共同形成了獨特的指紋。

引用此