A 10-b 125-MHz CMOS Digital-to-Analog Converter (DAC) with Threshold-Voltage Compensated Current Sources

Shu Yuan Chin, Chung-Yu Wu

研究成果: Article同行評審

38 引文 斯高帕斯(Scopus)

摘要

This paper describes a 10-b high-speed COMS DAC fabricated by 0.8-µm double-poly double-metal CMOS technology. In the DAC, a new current source called the threshold-voltage compensated current source is used in the two-stage current array to reduce the linearity error caused by inevitable current variations of the current sources. In the two-stage weighted current array, only 32 master and 32 slave unit current sources are required. Thus silicon area and stray capacitance can be reduced significantly. Experimental results show that a conversion rate of 125 MHz is achievable with differential and integral linearity errors of 0.21 LSB and 0.23 LSB, respectively. The power consumption is 150 mW for a single 5-V power supply. The rise/fall time is 3 ns and the full-scale settling time to ±1/2 LSB is within 8 ns. The chip area is 1.8 mm x 1.0 mm.

原文English
頁(從 - 到)1374-1380
頁數7
期刊IEEE Journal of Solid-State Circuits
29
發行號11
DOIs
出版狀態Published - 1 一月 1994

指紋 深入研究「A 10-b 125-MHz CMOS Digital-to-Analog Converter (DAC) with Threshold-Voltage Compensated Current Sources」主題。共同形成了獨特的指紋。

引用此