80nm SOI CMOS parameter extraction for BSIMPD

K. Goto*, Pin Su, Y. Tagawa, T. Sugii, Chen-Ming Hu

*Corresponding author for this work

研究成果: Paper

2 引文 斯高帕斯(Scopus)


A simple parameter extraction flow and successful simulation results using 130 nm CMOS technology were analyzed. The thermal resistance verification was also performed using DC drain current on body bias dependence. Simulation results in the small gate length down to 79 nm using BSIMPD model.

出版狀態Published - 1 一月 2001
事件2001 IEEE International SOI Conference - Durango, CO, United States
持續時間: 1 十月 20014 十月 2001


Conference2001 IEEE International SOI Conference
國家United States
城市Durango, CO

指紋 深入研究「80nm SOI CMOS parameter extraction for BSIMPD」主題。共同形成了獨特的指紋。

  • 引用此

    Goto, K., Su, P., Tagawa, Y., Sugii, T., & Hu, C-M. (2001). 80nm SOI CMOS parameter extraction for BSIMPD. 55-56. 論文發表於 2001 IEEE International SOI Conference, Durango, CO, United States.