60 GHz broadband MS-to-CPW hot-via flip chip interconnects

Wei Cheng Wu*, Li Han Hsu, Edward Yi Chang, Camilla Kärnfelt, Herbert Zirath, J. Piotr Starski, Yun Chi Wu

*Corresponding author for this work

研究成果: Article同行評審

13 引文 斯高帕斯(Scopus)

摘要

In this letter, the microstrip-to-coplanar waveguide (MS-to-CPW) hot-via flip chip interconnect has been experimentally demonstrated to have broadband performance from dc to 67 GHz. The interconnect structures with the hot-via transitions were first designed and optimized by using the electromagnetic simulation tool. Three types of designs were investigated in this letter. The interconnect structures were then fabricated and radio frequency (RF) tested up to 67 GHz. The optimized interconnect structure with the compensation design demonstrated excellent RF characteristics with the insertion loss less than 0.5 dB and the return loss below 18 dB over a very broad bandwidth from dc to 67 GHz. This is to our knowledge the best result reported for this frequency range.

原文English
頁(從 - 到)784-786
頁數3
期刊IEEE Microwave and Wireless Components Letters
17
發行號11
DOIs
出版狀態Published - 1 十一月 2007

指紋 深入研究「60 GHz broadband MS-to-CPW hot-via flip chip interconnects」主題。共同形成了獨特的指紋。

引用此