2.4-GHz 7.4-mW 300-kHz flicker-noise-corner direct conversion receiver using 0.18 μm CMOS and deep-n-well NPN BJT

Wei Ling Chang*, Chin-Chun Meng, Jin Siang Syu, Chia Ling Wang, Guo Wei Huang

*Corresponding author for this work

研究成果: Conference contribution同行評審

摘要

A low-power low-flicker-noise receiver is demonstrated using 0.18 μm CMOS technology. Vertical-NPN bipolar junction transistors (BJTs) in standard CMOS process are used to substitute the mixer switching core and the input stage of subsequent IF VGA. Compared with the conventional CMOS mixer, the excellent flicker noise performance is obtained. As a result, the receiver achieves a 47 dB voltage gain at 2.4-GHz, and the noise figure is 9.6 dB at IF=100 kHz and 5.6 dB for IF>300 kHz. The total current consumption is 4.3 mA at 1.8 V supply voltage.

原文English
主出版物標題RSW 2013 - 2013 IEEE Radio and Wireless Symposium - RWW 2013
頁面223-225
頁數3
DOIs
出版狀態Published - 1 五月 2013
事件2013 IEEE Radio and Wireless Symposium, RSW 2013 - 2013 7th IEEE Radio and Wireless Week, RWW 2013 - Austin, TX, United States
持續時間: 20 一月 201323 一月 2013

出版系列

名字IEEE Radio and Wireless Symposium, RWS
ISSN(列印)2164-2958
ISSN(電子)2164-2974

Conference

Conference2013 IEEE Radio and Wireless Symposium, RSW 2013 - 2013 7th IEEE Radio and Wireless Week, RWW 2013
國家United States
城市Austin, TX
期間20/01/1323/01/13

指紋 深入研究「2.4-GHz 7.4-mW 300-kHz flicker-noise-corner direct conversion receiver using 0.18 μm CMOS and deep-n-well NPN BJT」主題。共同形成了獨特的指紋。

引用此