120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs

Hsiang An Yang, Chao Chang Chiu, Shin Chi Lai, Jui Lung Chen, Chih Wei Chang, Che Hao Meng, Ke-Horng Chen, Chin Long Wey, Ying Hsi Lin, Chao Cheng Lee, Jian Ru Lin, Tsung Yen Tsai, Hsin Yu Luo

研究成果: Conference contribution同行評審

指紋 深入研究「120V/ns output slew rate enhancement technique and high voltage clamping circuit in high integrated gate driver for power GaN FETs」主題。共同形成了獨特的指紋。

Engineering & Materials Science