每年專案
個人檔案
研究專長
奈米晶片設計自動化、自動駕駛與自動導航、平行處理器架構、平行計算
經歷
1.Director of Alumni Organization of Computer Science Department at National Tsing Hua University (2011 ~ )
2.Independent Director of Board of Directors, AMICCOM (03/2012 ~ )
3.Compensation Committee Member, AMICCOM (03/2012~ )
4.Professor, Department of Computer and Information Science, NCTU (08/2013 ~)
教育/學術資格
PhD, National Tsing Hua University
外部位置
指紋
查看啟用 Yih-Lang Li 的研究主題。這些主題標籤來自此人的作品。共同形成了獨特的指紋。
- 6 類似的個人檔案
網路
國家層面的近期外部共同作業。通過按一下圓點深入探索詳細資料。
專案
-
人工智慧在前瞻電子設計自動化技術的應用(II)-子計畫四：應用機器學習與深度學習於晶片繞線與標準元件庫合成的智能學習系統(II)
1/08/20 → 31/07/21
研究計畫: Ministry of Science and Technology
-
人工智慧在前瞻電子設計自動化技術的應用(II)-子計畫四：應用機器學習與深度學習於晶片繞線與標準元件庫合成的智能學習系統(II)
1/08/21 → 31/07/22
研究計畫: Ministry of Science and Technology
-
基於人工智慧技術的PCB考慮交錯優化與逃離繞線的接點定位與斜角繞線核心設計(1/2)
1/01/20 → 31/12/20
研究計畫: Ministry of Science and Technology
-
人工智慧在前瞻電子設計自動化技術的應用-子計畫三：應用機器學習與深度學習於晶片繞線與標準元件庫合成的智能學習系統(I)
1/08/19 → 31/07/20
研究計畫: Ministry of Science and Technology
-
從環繞於IC設計與製造資料所發展的智慧製造設計自動化研究-子計畫二：先進製程基礎元件庫自動合成與透過金屬層指定最佳化完成時序修正
1/08/18 → 31/07/19
研究計畫: Ministry of Science and Technology
研究成果
-
Smart Shopping Carts Based on Mobile Computing and Deep Learning Cloud Services
Atif Sarwar, M., Daraghmi, Y. A., Liu, K-W., Chi, H. C., Ik, T-U. & Li, Y-L., 6 四月 2020, 2020 IEEE Wireless Communications and Networking Conference (IEEE WCNC 2020). Institute of Electrical and Electronics Engineers Inc.研究成果: Conference contribution › 同行評審
-
DATC RDF-2019: Towards a complete academic reference design flow
Chen, J., Jiang, I. H. R., Jung, J., Kahng, A. B., Kravets, V. N., Li, Y. L., Lin, S. T. & Woo, M., 十一月 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2019 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 8942120. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD; 卷 2019-November).研究成果: Conference contribution › 同行評審
-
Incremental timing-driven placement with approximated signoff wire delay and regression-based cell delay
Lee, T. C. & Li, Y. L., 十月 2019, 於: IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 27, 10, p. 2434-2446 13 p., 8732392.研究成果: Article › 同行評審
-
NCTUcell: A DDA-aware cell library generator for FinFET structure with implicitly adjustable grid map
Li, Y. L., Lin, S. T., Nishizawa, S., Su, H. Y., Fong, M. J., Chen, O. & Onodera, H., 2 六月 2019, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a120. (Proceedings - Design Automation Conference).研究成果: Conference contribution › 同行評審
-
A maze routing-based methodology with bounded exploration and path-assessed retracing for constrained multilayer obstacle-avoiding rectilinear steiner tree construction
Lin, K. W., Lin, Y. S., Li, Y-L. & Lin, R. B., 1 七月 2018, 於: ACM Transactions on Design Automation of Electronic Systems. 23, 4, A45.研究成果: Article › 同行評審