Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch

Chun Yen Chen*, Ruei Hong Peng, Jen Chieh Tsai, Yu Chi Kang, Chia Lung Ni, Yi Ting Chen, Ke-Horng Chen, Shih Ming Wang, Ming Wei Lee, Hsin Yu Luo

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The proposed interleaving power factor correction (PFC) can effectively reduce the size of the AC-DC converter for portable electronics. Fully integrated variable sampling slope (VSS) technique can provide precise phase regulation under variable line voltage. Besides, the no-deadtime ramp generator (NDRG) records the previous status to modify the sequent on-time value to achieve current sharing for suppressing the total harmonic distortion (THD) and restraining the input current ripple, EMI filter, and the size of input inductor. Therefore, more power can be provided by the proposed interleaving PFC than that of single-phase PFC. Simultaneously, the drawback of the peak current twice than the average current in the Boundary control mode (BCM) can be greatly reduced. The test circuit fabricated in the TSMC 0.5μm 800V UHV process shows the highly integrated interleaving PFC can deliver high power of 180W with improved phase regulation precision.

Original languageEnglish
Title of host publication2012 IEEE Energy Conversion Congress and Exposition, ECCE 2012
Pages298-301
Number of pages4
DOIs
StatePublished - 17 Dec 2012
Event4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012 - Raleigh, NC, United States
Duration: 15 Sep 201220 Sep 2012

Publication series

Name2012 IEEE Energy Conversion Congress and Exposition, ECCE 2012

Conference

Conference4th Annual IEEE Energy Conversion Congress and Exposition, ECCE 2012
CountryUnited States
CityRaleigh, NC
Period15/09/1220/09/12

Keywords

  • boundary control mode (BCM)
  • interleaving
  • no-deadtime ramp generator (NDRG)
  • power factor correction (PFC)
  • variable sampling slope (VSS)

Fingerprint Dive into the research topics of 'Variable sampling slope (VSS) and no-deadtime ramp generator (NDRG) techniques for closed-loop interleaving power factor correction (PFC) design with suppression of current mismatch'. Together they form a unique fingerprint.

Cite this