Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique

Yen Ting Lin; Wen Hau Yang; Yu Sheng Ma; Yan Jiun Lai; Hung Wei Chen; Ke-Horng Chen; Chin Long Wey; Ying Hsi Lin; Jian Ru Lin; Tsung Yen Tsai

doi:10.1109/ESSCIRC.2017.8094582

Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique

Yen Ting Lin, Wen Hau Yang, Yu Sheng Ma, Yan Jiun Lai, Hung Wei Chen, Ke-Horng Chen, Chin Long Wey, Ying Hsi Lin, Jian Ru Lin, Tsung Yen Tsai

Department of Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

Different from conventional multiphase switched-capacitor (SC) DC-DC converters, the proposed unsymmetrical parallel switched-capacitor (UP-SC) regulator provides more controllable input variables to increase available conversion ratios for improved load regulation. Even under higher conversion ratio numbers, the UP-SC regulator uses the fast searching optimum ratio (FSOR) technique to search the destined ratio rapidly and to reduce the transient recovery time. Experimental results show the test chip fabricated in 0.25μm CMOS process increases the ratio number to 187 and 2389 in 3-stage and 4-stage SC regulators, respectively. Transient recovery time reduces from 26μs to 1.5μs in case of 7mA load current step.

Original language	English
Title of host publication	ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	287-290
Number of pages	4
ISBN (Electronic)	9781509050253
DOIs	https://doi.org/10.1109/ESSCIRC.2017.8094582
State	Published - 2 Nov 2017
Event	43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017 - Leuven, Belgium Duration: 11 Sep 2017 → 14 Sep 2017

Publication series

Name	ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference

Conference

Conference	43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017
Country	Belgium
City	Leuven
Period	11/09/17 → 14/09/17

Keywords

Fast searching optimum ratio (FSOR) technique
Unsymmetrical parallel switched-capacitor (UP-SC)
Wide voltage conversion ratio

Access to Document

10.1109/ESSCIRC.2017.8094582

Fingerprint Dive into the research topics of 'Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique'. Together they form a unique fingerprint.

Cite this

Lin, Y. T., Yang, W. H., Ma, Y. S., Lai, Y. J., Chen, H. W., Chen, K-H., Wey, C. L., Lin, Y. H., Lin, J. R., & Tsai, T. Y. (2017). Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique. In ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference (pp. 287-290). [8094582] (ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ESSCIRC.2017.8094582

Lin, Yen Ting ; Yang, Wen Hau ; Ma, Yu Sheng ; Lai, Yan Jiun ; Chen, Hung Wei ; Chen, Ke-Horng ; Wey, Chin Long ; Lin, Ying Hsi ; Lin, Jian Ru ; Tsai, Tsung Yen. / Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique. ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 287-290 (ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference).

@inproceedings{e43c16aa77cb470593dd4b1c29b00398,

title = "Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique",

abstract = "Different from conventional multiphase switched-capacitor (SC) DC-DC converters, the proposed unsymmetrical parallel switched-capacitor (UP-SC) regulator provides more controllable input variables to increase available conversion ratios for improved load regulation. Even under higher conversion ratio numbers, the UP-SC regulator uses the fast searching optimum ratio (FSOR) technique to search the destined ratio rapidly and to reduce the transient recovery time. Experimental results show the test chip fabricated in 0.25μm CMOS process increases the ratio number to 187 and 2389 in 3-stage and 4-stage SC regulators, respectively. Transient recovery time reduces from 26μs to 1.5μs in case of 7mA load current step.",

keywords = "Fast searching optimum ratio (FSOR) technique, Unsymmetrical parallel switched-capacitor (UP-SC), Wide voltage conversion ratio",

author = "Lin, {Yen Ting} and Yang, {Wen Hau} and Ma, {Yu Sheng} and Lai, {Yan Jiun} and Chen, {Hung Wei} and Ke-Horng Chen and Wey, {Chin Long} and Lin, {Ying Hsi} and Lin, {Jian Ru} and Tsai, {Tsung Yen}",

year = "2017",

month = nov,

day = "2",

doi = "10.1109/ESSCIRC.2017.8094582",

language = "English",

series = "ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "287--290",

booktitle = "ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference",

address = "United States",

note = "null ; Conference date: 11-09-2017 Through 14-09-2017",

}

Lin, YT, Yang, WH, Ma, YS, Lai, YJ, Chen, HW, Chen, K-H, Wey, CL, Lin, YH, Lin, JR & Tsai, TY 2017, Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique. in ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference., 8094582, ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference, Institute of Electrical and Electronics Engineers Inc., pp. 287-290, 43rd IEEE European Solid State Circuits Conference, ESSCIRC 2017, Leuven, Belgium, 11/09/17. https://doi.org/10.1109/ESSCIRC.2017.8094582

Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique. / Lin, Yen Ting; Yang, Wen Hau; Ma, Yu Sheng; Lai, Yan Jiun; Chen, Hung Wei; Chen, Ke-Horng; Wey, Chin Long; Lin, Ying Hsi; Lin, Jian Ru; Tsai, Tsung Yen.

ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference. Institute of Electrical and Electronics Engineers Inc., 2017. p. 287-290 8094582 (ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique

AU - Lin, Yen Ting

AU - Yang, Wen Hau

AU - Ma, Yu Sheng

AU - Lai, Yan Jiun

AU - Chen, Hung Wei

AU - Chen, Ke-Horng

AU - Wey, Chin Long

AU - Lin, Ying Hsi

AU - Lin, Jian Ru

AU - Tsai, Tsung Yen

PY - 2017/11/2

Y1 - 2017/11/2

N2 - Different from conventional multiphase switched-capacitor (SC) DC-DC converters, the proposed unsymmetrical parallel switched-capacitor (UP-SC) regulator provides more controllable input variables to increase available conversion ratios for improved load regulation. Even under higher conversion ratio numbers, the UP-SC regulator uses the fast searching optimum ratio (FSOR) technique to search the destined ratio rapidly and to reduce the transient recovery time. Experimental results show the test chip fabricated in 0.25μm CMOS process increases the ratio number to 187 and 2389 in 3-stage and 4-stage SC regulators, respectively. Transient recovery time reduces from 26μs to 1.5μs in case of 7mA load current step.

AB - Different from conventional multiphase switched-capacitor (SC) DC-DC converters, the proposed unsymmetrical parallel switched-capacitor (UP-SC) regulator provides more controllable input variables to increase available conversion ratios for improved load regulation. Even under higher conversion ratio numbers, the UP-SC regulator uses the fast searching optimum ratio (FSOR) technique to search the destined ratio rapidly and to reduce the transient recovery time. Experimental results show the test chip fabricated in 0.25μm CMOS process increases the ratio number to 187 and 2389 in 3-stage and 4-stage SC regulators, respectively. Transient recovery time reduces from 26μs to 1.5μs in case of 7mA load current step.

KW - Fast searching optimum ratio (FSOR) technique

KW - Unsymmetrical parallel switched-capacitor (UP-SC)

KW - Wide voltage conversion ratio

UR - http://www.scopus.com/inward/record.url?scp=85040595187&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2017.8094582

DO - 10.1109/ESSCIRC.2017.8094582

M3 - Conference contribution

AN - SCOPUS:85040595187

T3 - ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference

SP - 287

EP - 290

BT - ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 11 September 2017 through 14 September 2017

ER -

Lin YT, Yang WH, Ma YS, Lai YJ, Chen HW, Chen K-H et al. Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique. In ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference. Institute of Electrical and Electronics Engineers Inc. 2017. p. 287-290. 8094582. (ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference). https://doi.org/10.1109/ESSCIRC.2017.8094582

Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Cite this