Ultrathin-body SOI MOSFET for deep-sub-tenth micron era

Yang Kyu Choi, Kazuya Asano, Nick Lindert, Vivek Subramanian, Tsu Jae King, Jeffrey Bokor, Chen-Ming Hu

Research output: Contribution to journalArticle

168 Scopus citations

Abstract

A 40-nm-gate-length ultrathin-body (UTB) nMOSFET is presented with 20-nm body thickness and 2.4-nm gate oxide. The UTB structure eliminates leakage paths and is an extension of a conventional SOI MOSFET for deep-sub-tenth micron CMOS. Simulation shows that the UTB SOI MOSFET can be scaled down to 18-nm gate length with <5 nm UTB. A raised poly-Si S/D process is employed to reduce the parasitic series resistance.

Original languageEnglish
Pages (from-to)254-255
Number of pages2
JournalIEEE Electron Device Letters
Volume21
Issue number5
DOIs
StatePublished - 1 May 2000

Fingerprint Dive into the research topics of 'Ultrathin-body SOI MOSFET for deep-sub-tenth micron era'. Together they form a unique fingerprint.

  • Cite this

    Choi, Y. K., Asano, K., Lindert, N., Subramanian, V., King, T. J., Bokor, J., & Hu, C-M. (2000). Ultrathin-body SOI MOSFET for deep-sub-tenth micron era. IEEE Electron Device Letters, 21(5), 254-255. https://doi.org/10.1109/55.841313