Two-stage scattered pilot synchronization with channel estimation scattered pilots pre-filling for DVB-T/H

Wei Chang Liu*, Ting Chen Wei, Shyh-Jye Jou

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Abstract

In this paper a two-stage fast scattered pilot synchronization (SPS) scheme is proposed to increase the reliability of scattered pilot synchronization in DVB-T/H. A channel estimation scattered pilots pre-filling scheme is added to the two-stage fast scattered pilot synchronization scheme and reduces at least one symbol time to the demapping process. By using multi-stage PB-PB (Power-Based) fast scattered pilot synchronization scheme, the performance and reliability is improved with less hardware cost than single stage CB (Correlation-Based) fast scattered pilot synchronization scheme.

Original languageEnglish
Title of host publication2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers
DOIs
StatePublished - 28 Sep 2007
Event2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Hsinchu, Taiwan
Duration: 25 Apr 200727 Apr 2007

Publication series

Name2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers

Conference

Conference2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007
CountryTaiwan
CityHsinchu
Period25/04/0727/04/07

Fingerprint Dive into the research topics of 'Two-stage scattered pilot synchronization with channel estimation scattered pilots pre-filling for DVB-T/H'. Together they form a unique fingerprint.

  • Cite this

    Liu, W. C., Wei, T. C., & Jou, S-J. (2007). Two-stage scattered pilot synchronization with channel estimation scattered pilots pre-filling for DVB-T/H. In 2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers [4239436] (2007 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2007 - Proceedings of Technical Papers). https://doi.org/10.1109/VDAT.2007.373244