The limiting factor for gate oxide scaling will be device speed turnaround because of mobility loss. The optimal thickness of SiO2 for speed considerations is 2 nm, which should be sufficient for channel lengths down to 50 nm. Where scaling below 1.5 nm is desired, alternative dielectrics will have to be considered.
|Number of pages||8|
|State||Published - 1 Jul 1998|