The microarchitecture of a low power clustered register file for parallel processors

Chung Hsien Hua*, Wei Hwang

*Corresponding author for this work

Research output: Contribution to conferencePaper

Abstract

The requirement on number of register file ports in parallel processors poses a stringent challenge on register file design. The access time, power consumption and silicon area of the register file are strongly related to micro-architecture and the number of access ports. A clustered register file with global registers is presented in this work. Based on the simulation results using TSMC 180nm CMOS technology, the proposed clustered register file with global registers exhibits up to 70% reduction in silicon area, 20% increase in operation frequency, 12% active power consumption reduction and 28% reduction in power delay product compared to the central register file architecture.

Original languageEnglish
Pages1029-1032
Number of pages4
StatePublished - 1 Dec 2004
Event2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology - Tainan, Taiwan
Duration: 6 Dec 20049 Dec 2004

Conference

Conference2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology
CountryTaiwan
CityTainan
Period6/12/049/12/04

Fingerprint Dive into the research topics of 'The microarchitecture of a low power clustered register file for parallel processors'. Together they form a unique fingerprint.

  • Cite this

    Hua, C. H., & Hwang, W. (2004). The microarchitecture of a low power clustered register file for parallel processors. 1029-1032. Paper presented at 2004 IEEE Asia-Pacific Conference on Circuits and Systems, APCCAS 2004: SoC Design for Ubiquitous Information Technology, Tainan, Taiwan.