The impact of fin/sidewall/gate line edge roughness on trapezoidal bulk FinFET devices

Wen Tsung Huang, Yiming Li*

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

4 Scopus citations

Fingerprint Dive into the research topics of 'The impact of fin/sidewall/gate line edge roughness on trapezoidal bulk FinFET devices'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science