Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOC IC's

Ming-Dou Ker*, Jeng Jie Peng, Hsin Chin Jiang

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Fingerprint Dive into the research topics of 'Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOC IC's'. Together they form a unique fingerprint.

Engineering & Materials Science