Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOC IC's

Ming-Dou Ker*, Jeng Jie Peng, Hsin Chin Jiang

*Corresponding author for this work

Research output: Contribution to conferencePaperpeer-review

1 Scopus citations

Abstract

For saving the layout area of I/O cells in SOC chips, a test chip with large size NMOS devices placed under bond pads has been fabricated in 0.35-μm 1P4M 3.3V CMOS process for verification. The bond pads had been drawn with different layout patterns on the inter-layer metals to investigate the impact of bonding stress on the active devices under the pads. The measurement results, including thermal shock and temperature cycling tests, show that there are only little variations between devices under bond pads and devices beside bond pads. This discovery can be applied to save layout area for on-chip ESD protection devices or I/O devices of IC products, especially for the high-pin-count SOC IC's.

Original languageEnglish
Pages161-166
Number of pages6
StatePublished - 21 Jul 2003
EventIEEE International Conference on Microelectronic Test Structures - Monterey, CA, United States
Duration: 17 Mar 200320 Mar 2003

Conference

ConferenceIEEE International Conference on Microelectronic Test Structures
CountryUnited States
CityMonterey, CA
Period17/03/0320/03/03

Fingerprint Dive into the research topics of 'Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOC IC's'. Together they form a unique fingerprint.

Cite this