Test generation and site of fault for combinational circuits using logic Petri Nets

Jui I. Tsai*, Ching Cheng Teng, Ching Hung Lee

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we propose a novel Petri Net model for solving test generation and site of fault and fired logical value for combinational circuits. In order to improve the logic fault efficiency, the transitions of general Petri Nets (PNs) are modified according to the critical of truth table, called Logic Petri Net LPN. The LPN model can transfer complexity circuit problem to a local adjacent place and transition relational problem. Therefore, the site of fault and fired logical value problem is simplified and clearly. The LPN model has the properties of Boolean algorithm, collapsing fault with clear physical concepts, fast calculation speed, and high veracity. The approach contains site of a fault and fired logical value reasoning algorithm and test vector generation reasoning algorithm. Two examples are shown to demonstrate the effectiveness of our approach.

Original languageEnglish
Title of host publication2006 IEEE International Conference on Systems, Man and Cybernetics
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages91-96
Number of pages6
ISBN (Print)1424401003, 9781424401000
DOIs
StatePublished - 2006
Event2006 IEEE International Conference on Systems, Man and Cybernetics - Taipei, Taiwan
Duration: 8 Oct 200611 Oct 2006

Publication series

NameConference Proceedings - IEEE International Conference on Systems, Man and Cybernetics
Volume1
ISSN (Print)1062-922X

Conference

Conference2006 IEEE International Conference on Systems, Man and Cybernetics
CountryTaiwan
CityTaipei
Period8/10/0611/10/06

Fingerprint Dive into the research topics of 'Test generation and site of fault for combinational circuits using logic Petri Nets'. Together they form a unique fingerprint.

  • Cite this

    Tsai, J. I., Teng, C. C., & Lee, C. H. (2006). Test generation and site of fault for combinational circuits using logic Petri Nets. In 2006 IEEE International Conference on Systems, Man and Cybernetics (pp. 91-96). [4273811] (Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics; Vol. 1). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICSMC.2006.384364