Abstract
An extremely low loss switch IC has been implemented by using 0.15 μm-gate super self-aligned FET with reduced drain/source area. Both off-state-capacitance and the specific on-resistance of the implemented FET have been dramatically reduced by the novel device structure. The experimentally fabricated switch IC showed the low insertion loss of 0.25 dB at added power of 35 dBm at a frequency of 0.9 GHz, which is the lowest value ever reported.
Original language | English |
---|---|
Pages (from-to) | 1510-1514 |
Number of pages | 5 |
Journal | IEEE Transactions on Electron Devices |
Volume | 48 |
Issue number | 8 |
DOIs | |
State | Published - 1 Aug 2001 |