Single-chip FPGA implementation of a digital VRM controller with interlaced sampling and control technique

Yu Tzung Lin*, Yi Chung Wang, Ying-Yu Tzou

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Scopus citations

Abstract

This paper presents the design and implementation of a singe-chip FPGA based digital VRM controller for multi-phase synchronous buck converters with interlaced current sampling and load current feed-forward compensation techniques. The sampling of the inductor current is synchronized with the middles of leading and trailing edges of the PWM signal of each synchronous buck converter for both turn-on and turn-off. The proposed sampling scheme has a high noise immunity to the common-mode switching noises induced by the switching of the MOSFET and its parasitic junction capacitances resulted by the heat sink. A true average current signal with minimum response time can be measured with accuracy within a switching period. The timing clocks for the digital controller and the digital PWM generator are interlaced with each other to achieve a minimum delay at a same sampling and switching frequency. A digital interface is designed for the connected microprocessor load to adjust the output voltage and provide feed-forward load current compensation according to its clock rate, loading factor, and pipeline scheduling. The realization scheme for the proposed digital VRM controller has been described. Simulation analysis and experimental verifications are given to illustrate the fast dynamic response control of VRM for advanced microprocessors.

Original languageEnglish
Title of host publicationPESC 07 - IEEE 38th Annual Power Electronics Specialists Conference
Pages1441-1447
Number of pages7
DOIs
StatePublished - 1 Dec 2007
EventPESC 07 - IEEE 38th Annual Power Electronics Specialists Conference - Orlando, FL, United States
Duration: 17 Jun 200721 Jun 2007

Publication series

NamePESC Record - IEEE Annual Power Electronics Specialists Conference
ISSN (Print)0275-9306

Conference

ConferencePESC 07 - IEEE 38th Annual Power Electronics Specialists Conference
CountryUnited States
CityOrlando, FL
Period17/06/0721/06/07

Keywords

  • Digital VRM controller
  • Interlaced sampling and control scheme
  • Single-chip FPGA implementation
  • Synchronous current sampling technique

Fingerprint Dive into the research topics of 'Single-chip FPGA implementation of a digital VRM controller with interlaced sampling and control technique'. Together they form a unique fingerprint.

Cite this