Simulation of grain-boundary induced Vth variability in stackable NAND flash using a Voronoi approach

Ching Wei Yang; Shao Heng Chao; Pin Su

doi:10.1109/NVMTS.2013.6632851

Simulation of grain-boundary induced V_th variability in stackable NAND flash using a Voronoi approach

Ching Wei Yang, Shao Heng Chao, Pin Su

Department of Electronics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

Abstract

In this work, we employ a novel Voronoi approach to simulate the impact of trap states in the poly-Si channel. Using this method, we investigate the grain boundary induced threshold voltage variability in stackable NAND flash memories. Our study indicates that considering the randomized shape and location of grain boundaries is crucial to the modeling and simulation of these devices.

Original language	English
Title of host publication	2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012
Pages	12-15
Number of pages	4
DOIs	https://doi.org/10.1109/NVMTS.2013.6632851
State	Published - 1 Dec 2012
Event	2012 12th Annual Non-Volatile Memory Technology Symposium, NVMTS 2012 - Singapore, Singapore Duration: 31 Oct 2012 → 2 Nov 2012

Publication series

Name	2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012

Conference

Conference	2012 12th Annual Non-Volatile Memory Technology Symposium, NVMTS 2012
Country	Singapore
City	Singapore
Period	31/10/12 → 2/11/12

Keywords

BE-SONOS
Grain boundary
Voronoi
polycrystalline silicon
stackable NAND flash
variability

Access to Document

10.1109/NVMTS.2013.6632851

Fingerprint Dive into the research topics of 'Simulation of grain-boundary induced V<sub>th</sub> variability in stackable NAND flash using a Voronoi approach'. Together they form a unique fingerprint.

Cite this

Yang, C. W., Chao, S. H., & Su, P. (2012). Simulation of grain-boundary induced V_th variability in stackable NAND flash using a Voronoi approach. In 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012 (pp. 12-15). [6632851] (2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012). https://doi.org/10.1109/NVMTS.2013.6632851

@inproceedings{c7e1a5cd022844a4b28b71f60b3107ea,

title = "Simulation of grain-boundary induced Vth variability in stackable NAND flash using a Voronoi approach",

abstract = "In this work, we employ a novel Voronoi approach to simulate the impact of trap states in the poly-Si channel. Using this method, we investigate the grain boundary induced threshold voltage variability in stackable NAND flash memories. Our study indicates that considering the randomized shape and location of grain boundaries is crucial to the modeling and simulation of these devices.",

keywords = "BE-SONOS, Grain boundary, Voronoi, polycrystalline silicon, stackable NAND flash, variability",

author = "Yang, {Ching Wei} and Chao, {Shao Heng} and Pin Su",

year = "2012",

month = dec,

day = "1",

doi = "10.1109/NVMTS.2013.6632851",

language = "English",

isbn = "9781467328487",

series = "2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012",

pages = "12--15",

booktitle = "2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012",

note = "null ; Conference date: 31-10-2012 Through 02-11-2012",

}

Yang, CW, Chao, SH & Su, P 2012, Simulation of grain-boundary induced V_th variability in stackable NAND flash using a Voronoi approach. in 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012., 6632851, 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012, pp. 12-15, 2012 12th Annual Non-Volatile Memory Technology Symposium, NVMTS 2012, Singapore, Singapore, 31/10/12. https://doi.org/10.1109/NVMTS.2013.6632851

Simulation of grain-boundary induced V_th variability in stackable NAND flash using a Voronoi approach. / Yang, Ching Wei; Chao, Shao Heng; Su, Pin.

2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012. 2012. p. 12-15 6632851 (2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Simulation of grain-boundary induced Vth variability in stackable NAND flash using a Voronoi approach

AU - Yang, Ching Wei

AU - Chao, Shao Heng

AU - Su, Pin

PY - 2012/12/1

Y1 - 2012/12/1

N2 - In this work, we employ a novel Voronoi approach to simulate the impact of trap states in the poly-Si channel. Using this method, we investigate the grain boundary induced threshold voltage variability in stackable NAND flash memories. Our study indicates that considering the randomized shape and location of grain boundaries is crucial to the modeling and simulation of these devices.

AB - In this work, we employ a novel Voronoi approach to simulate the impact of trap states in the poly-Si channel. Using this method, we investigate the grain boundary induced threshold voltage variability in stackable NAND flash memories. Our study indicates that considering the randomized shape and location of grain boundaries is crucial to the modeling and simulation of these devices.

KW - BE-SONOS

KW - Grain boundary

KW - Voronoi

KW - polycrystalline silicon

KW - stackable NAND flash

KW - variability

UR - http://www.scopus.com/inward/record.url?scp=84890890100&partnerID=8YFLogxK

U2 - 10.1109/NVMTS.2013.6632851

DO - 10.1109/NVMTS.2013.6632851

M3 - Conference contribution

AN - SCOPUS:84890890100

SN - 9781467328487

T3 - 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012

SP - 12

EP - 15

BT - 2012 12th Annual Non-Volatile Memory Technology Symposium Proceedings, NVMTS 2012

Y2 - 31 October 2012 through 2 November 2012

ER -