Silicide Optimization for Electrostatic Discharge Protection Devices in Sub- 100 nm CMOS Circuit Design

Jam Wem Lee*, Yi-Ming Li, Howard Tang

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Scopus citations

Fingerprint Dive into the research topics of 'Silicide Optimization for Electrostatic Discharge Protection Devices in Sub- 100 nm CMOS Circuit Design'. Together they form a unique fingerprint.

Engineering & Materials Science