SERL: Soft error resilient latch design

Chun Wei Jacky Chang; Hsuan Ming Ryan Huang; Yuwen Lin; Charles H.P. Wen

doi:10.1109/VLSI-DAT.2016.7482555

SERL: Soft error resilient latch design

Chun Wei Jacky Chang, Hsuan Ming Ryan Huang, Yuwen Lin, Charles H.P. Wen

Department of Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

Soft errors, radiation-induced transient faults latched by memory elements, have emerged to be one dominant failure mechanism for scaled CMOS designs. Therefore, this paper presents a robust design named soft error resilient latch (SERL). Compared to BISER, one of the latest latch designs, SERL demonstrates better soft error protection with smaller area overhead.

Original language	English
Title of host publication	2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)	9781467394987
DOIs	https://doi.org/10.1109/VLSI-DAT.2016.7482555
State	Published - 31 May 2016
Event	2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016 - Hsinchu, Taiwan Duration: 25 Apr 2016 → 27 Apr 2016

Publication series

Name	2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016

Conference

Conference	2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016
Country	Taiwan
City	Hsinchu
Period	25/04/16 → 27/04/16

Keywords

BISER
SER
SET
SEU

Access to Document

10.1109/VLSI-DAT.2016.7482555

Link to publication in Scopus

Fingerprint Dive into the research topics of 'SERL: Soft error resilient latch design'. Together they form a unique fingerprint.

Cite this

Chang, C. W. J., Huang, H. M. R., Lin, Y., & Wen, C. H. P. (2016). SERL: Soft error resilient latch design. In 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016 [7482555] (2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSI-DAT.2016.7482555

@inproceedings{3733670be644482e90c89ef83c992ef7,

title = "SERL: Soft error resilient latch design",

abstract = "Soft errors, radiation-induced transient faults latched by memory elements, have emerged to be one dominant failure mechanism for scaled CMOS designs. Therefore, this paper presents a robust design named soft error resilient latch (SERL). Compared to BISER, one of the latest latch designs, SERL demonstrates better soft error protection with smaller area overhead.",

keywords = "BISER, SER, SET, SEU",

author = "Chang, {Chun Wei Jacky} and Huang, {Hsuan Ming Ryan} and Yuwen Lin and Wen, {Charles H.P.}",

year = "2016",

month = may,

day = "31",

doi = "10.1109/VLSI-DAT.2016.7482555",

language = "English",

series = "2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

booktitle = "2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016",

address = "United States",

note = "null ; Conference date: 25-04-2016 Through 27-04-2016",

}

Chang, CWJ, Huang, HMR, Lin, Y & Wen, CHP 2016, SERL: Soft error resilient latch design. in 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016., 7482555, 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016, Institute of Electrical and Electronics Engineers Inc., 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016, Hsinchu, Taiwan, 25/04/16. https://doi.org/10.1109/VLSI-DAT.2016.7482555

SERL : Soft error resilient latch design. / Chang, Chun Wei Jacky; Huang, Hsuan Ming Ryan; Lin, Yuwen; Wen, Charles H.P.

2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016. Institute of Electrical and Electronics Engineers Inc., 2016. 7482555 (2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - SERL

AU - Chang, Chun Wei Jacky

AU - Huang, Hsuan Ming Ryan

AU - Lin, Yuwen

AU - Wen, Charles H.P.

PY - 2016/5/31

Y1 - 2016/5/31

N2 - Soft errors, radiation-induced transient faults latched by memory elements, have emerged to be one dominant failure mechanism for scaled CMOS designs. Therefore, this paper presents a robust design named soft error resilient latch (SERL). Compared to BISER, one of the latest latch designs, SERL demonstrates better soft error protection with smaller area overhead.

AB - Soft errors, radiation-induced transient faults latched by memory elements, have emerged to be one dominant failure mechanism for scaled CMOS designs. Therefore, this paper presents a robust design named soft error resilient latch (SERL). Compared to BISER, one of the latest latch designs, SERL demonstrates better soft error protection with smaller area overhead.

KW - BISER

KW - SER

KW - SET

KW - SEU

UR - http://www.scopus.com/inward/record.url?scp=84978399748&partnerID=8YFLogxK

U2 - 10.1109/VLSI-DAT.2016.7482555

DO - 10.1109/VLSI-DAT.2016.7482555

M3 - Conference contribution

AN - SCOPUS:84978399748

T3 - 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016

BT - 2016 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2016

PB - Institute of Electrical and Electronics Engineers Inc.

Y2 - 25 April 2016 through 27 April 2016

ER -