SBD layout optimization with effect of N-well to p-substrate pn junctions in 0.18 μm CMOS process

Wei Ling Chang, Chinchun Meng, Guo Wei Huang

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Fingerprint Dive into the research topics of 'SBD layout optimization with effect of N-well to p-substrate pn junctions in 0.18 μm CMOS process'. Together they form a unique fingerprint.

Engineering & Materials Science