RF-interconnect for future network-on-chip

Sai Wang Tam*, Eran Socher, Mau-Chung Chang, Jason Cong, Glenn D. Reinman

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingChapterpeer-review

13 Scopus citations

Abstract

In the era of the nanometer CMOS technology, due to stringent system requirements in power and performance, microprocessor manufacturers are relying more on chip multi-processor (CMP) designs. CMPs partition silicon real estate among a number of processor cores and on-chip caches, and these components are connected via an on-chip interconnection network (Network-on-chip). It is projected that communication via NoC is one of the primary limiters to both performance and power consumption. To mitigate such problems, we explore the use of multiband RF-interconnect (RF-I) which can communicate simultaneously through multiple frequency bands with low power signal transmission and reconfigurable bandwidth. At the same time, we investigate the CMOS mixed-signal circuit implementation challenges for improving the RF-I signaling integrity and efficiency. Furthermore, we propose a micro-architectural framework that can be used to facilitate the exploration of scalable low power NoC architectures based on physical planning and prototyping.

Original languageEnglish
Title of host publicationLow Power Networks-On-Chip
PublisherSpringer
Pages255-280
Number of pages26
ISBN (Print)9781441969101
DOIs
StatePublished - 1 Dec 2011

Fingerprint Dive into the research topics of 'RF-interconnect for future network-on-chip'. Together they form a unique fingerprint.

Cite this