@inproceedings{240c87bf9b3d47ddb0ab044b7712220d,
title = "Reducing memory latency via non-blocking and prefetching caches",
abstract = "Non-blocking caches and prefetching caches are two techniques for hiding memory latency by exploiting the overlap of processor computations with data accesses. A non-blocking cache allows execution to proceed concurrently with cache misses as long as dependency constraints are observed, thus exploiting post-miss operations. A prefetching cache generates prefetch requests to bring data in the cache before it is actually needed thus allowing overlap with premiss computations. In this paper, we evaluate the effectiveness of these two hardware-based schemes. We propose a hybrid design based on the combination of these approaches. We also consider compiler-based optimizations to enhance the effectiveness of non-blocking caches. Results from instruction level simulations on the SPEC benchmarks show that the hardware prefetching caches generally outperform non-blocking caches. Also, the relative effectiveness of non-blocking caches is more adversely affected by an increase in memory latency than that of prefetching caches. However, the performance of non-blocking caches can be improved substantially by compiler optimizations such as instruction scheduling and register renaming. The hybrid design can be very effective in reducing the memory latency penalty for many applications.",
author = "Tien-Fu Chen and Baer, {Jean Loup}",
year = "1992",
month = jan,
day = "1",
doi = "10.1145/143371.143486",
language = "English",
isbn = "0897915356",
series = "International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",
publisher = "Publ by ACM",
number = "9",
pages = "51--61",
booktitle = "International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS",
edition = "9",
note = "null ; Conference date: 12-10-1992 Through 15-10-1992",
}